零知识证明zkDaily
ZKP Frontier Tracker 🎯
Sun
08.30
2026
Project avatar
Blog
https://ethresear.ch/t/same-instruction-count-23x-the-wall-clock-working-set-effects-in-a-deterministic-risc-v-interpreter/25856
RISC-Vperformance

Notes

零知识证明zkDaily
Q&A Deep Dive 💬
Sun
08.30
2026
beginner
Why do equal step counts yield different wall-clock times?
Because instruction mix and memory access patterns differ; pointer chasing causes cache misses, drastically changing actual execution time despite identical instruction counts.
answer
intermediate
Why is opcode-identity metering insufficient?
Identical instruction streams can have vastly different execution times due to data dependencies and memory access patterns; e.g., sequential load and pointer chasing both consist of lw, yet perform very differently.
answer
expert
How does this result affect worst-case hardware assumptions?
Experiments show desktop can be slower than phone at large working sets, so worst-case is not necessarily low-end; also desktop run-to-run variance is high, making single calibration unreliable.
answer